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For the last three decades, MOS device technologies have been improved due to
downscaling. Itconsumes less power, have shorter delay and occupy less space. The
CMOS comprises of p-type and n-type, has become the main growth of
miniaturization microelectronics industry. In this project, ATHENA andATLAS are
simulators used with the objective to downscale 0.25um to 0.13um NMOS using two
different recipes and to obtain its electrical characteristic. Ascaling factor, a of 1.923
is utilized. Three factors are investigated; the gate length (Lg), gate oxide thickness
(U) and threshold voltage (Vth) adjust implant. The parameters evaluated include W,
Vth and saturation current (WO as well as ID-VD, Id-Vg and subthreshold current (St)
curve. After downscaling to 0.13um, both recipes have Wvalues of3.36nm while the
Vth obtain are 0.31V and 0.37V respectively. The W value is 343uA/um and
519uA/um while the St is65mV/dec and 128mV/dec respectively. Each recipe has its
own drawback. First recipe has lower Id^ and lower St while second recipe has
higher IDsat and higher St Higher W means the device can perform at taster speed
while lower St. shows the device has good turn-off characteristics. Overall, the
electrical parameters obtained are agreeable with ITRS requirement and other
reported works except for the result ofW This could be due to the direct scaling.
Other parameters such as St could not be compared as it is confidential to the public.
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1.1 Background of Study
For the last few decades, the semiconductor industry has seen rapidpace of improvement
in its products. The improvement trends also known as scaling are shown in Table 1. [1]
These improvements allow fabrication ofthe devices and circuits in smaller dimensions.
Device component dimensions are characterized by the smallest dimension in the design.
This is called the feature size and is usually expressed in microns or nanometers. A
micron is 1/1,000,000 of a meter or about 1/100 the diameter of a human hair. It also
allows device to have greater circuit performance, power control and reliability. [2]
Table 1 Improvement trendsforICs enabled byfeature scaling
Trend Level
Cost Cost per function
Speed Microprocessor clock rate, GHz
Power Laptop or cellphone battery life
Compactness Small and light weight product
Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is the basic element of
the Integrated Circuits (IC). Therefore it becomes the most important microelectronic
device in IC. The complementary metal oxide semiconductor (CMOS) uses both n-type
and p-type of MOS transistors. It offers high speed performance and low power
dissipation. The scaling of CMOS has known as a backbone of the growth for
semiconductor industry.
1.2 Problem Statement
Downscaling ofNMOS transistors will change its operational characteristics. However,
it becomes problematic as the scaling enters the deep submicron region. Short channel
effect or submicron effects can be observed. The scaling of the gate oxide in deep
submicron region will increase the gate direct tunneling current. Off-state leakage also
increases with reduction of the gate length. Both of these effects contribute to the
increase in power dissipation.
1.3 Objective and Scope of Study
The objective ofthis project is to design and downscale the 0.25um NMOS technology
to 0.13 um NMOS technology and to characterize its electrical properties with different
submicron technologies. The first recipe was obtained from the 0.5um NMOS laboratory
manual while the second recipe wasobtained from Noraini Othman.
This needs deep understanding ofthe NMOS fabrication process as well as its electrical
properties. Knowledge ofcurrent scaling trend in industry level is amust and its effect in
device performance. However, there are difficulties of obtaining this knowledge. This
knowledge is only available in semiconductor industry thus it is strictly treated as
confidential.
Due to complexity of the device design, simulators play important role in IC industry.
With simulation, it allows the author to have better understanding of the fabrication
process as it provides internal view processes. In this work, the NMOS fabrication and
downscaling process is done with two modules of SILVACO software. ATHENA is
utilized to simulate fabrication process while ATLAS is utilized to characterize its




Scaling ofMOS transistors isconcerned with systematic reduction ofoverall dimensions
of the devices while preserving the geometric ratios found in the larger device. This is
illustrates in Figure 1. The proportional scaling ofall devices in acircuit would certainly
result in a reduction of total silicon area occupied by the circuit, thereby increasing the
overall functional density ofthe chip. [3]
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Figure 1 Schematic illustration ofscaling byfactor a
There are two approaches available in down scaling which is constant field scaling and
constant voltage scaling. Consider factor scaling as a. Table 2 summarizes the scaling
steps as a guideline.





Constant Field Constant Voltage
Channel length L L'-L/a L' = L/a
Gate oxide thickness tox' = tox/a tox — H>X' &
Junction depth XJ Xj' = Xj/a Xj' = Xj / a
Power supply voltage VDD Vod'^Vod/ci VDD








Drain current Id lD,=ID/a Id'= a.ID
Power dissipation P P' = P/az P' = a.P
2.1.1 Constantfield seating
For constant field scaling, the dimensions are scaled down by factor of a as well as
power supply voltage and all terminal voltages. The most attractive features are the
significant reduction of power dissipation. This contributes to overall performance
improvement. However, the scaling ofvoltages may not be very practical inmany cases
especially when goes towards submicron region. [3]
2.1.2 Constant voltage scaling
In constant voltage scaling, all dimensions are reduced by factor of a however power
supply voltage and terminal voltages remain unchanged. It is usually preferred than
constant field scaling. Certain voltage level may be required in all input and output
voltages for some devices. However, it posses other problem as it increases the drain
current as well as power dissipation. [3]
2.1.3 General scaling
Hence, the other method is introduced. General scaling method use combination of
constant filed and constant voltage scaling. The voltages and dimensions are scaled with
different factors. For example dimensions are scaled by factor of k while voltages are
scaled by factor of U. Supply voltage is being scaled but at a slower rate than feature
size. Table 3 summarizes the conceptof general scaling. [4]
Table 3 General scaling
Physical Parameters Before Scaling After Scaling
Channel length L L' = L/k
Gate oxide thickness M)X tox = *OX ' K
Power supply voltage VDD Vdd'=VDd/U






2.2 Downscaling Challenges: Short Channel Effects
Reduction of channel length requires some other device parameters to be properly
adjusted to avoid possible adverse effects.
2.2.1 Punch through
One of the things that may happen when the channel is shortened is that the drain field
may start taking electrons directly from the source. This is illustrated in Figure 2. At
high drain bias, the drain takes control ofcurrent through the device. Excessive heating
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Figure 2 Punch through effect
2.2.2 Threshold voltage roll-off
The smaller the gate length, the more influence drain region has on channel potential.
The threshold voltage, Vth with very short channel can be reduced significantly. As a
result, the off-state leakage increases and the variation of Vthalso become much larger
in roll-off region. For small enough gate lengths, the devices will be on at 0 V. This is
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Figure 3 Threshold voltage roll-off
2.2.3 Drain induced barrierlowering (DIBL)
When the device is scaled down, the drain region moves closer to the source. Refer to
Figure 4. In this situation, the drain induced electric field plays a role in attracting
carriers to channel without control from the gate terminal. The drain now lowers the
potential barrier for source carriers to form the channel. With increasing in drain voltage,
the off-state leakage also increases. If gate were in full control, these curves would be







Figure 4 Drain induced barrier lowering
2.2.4 Subthreshold current
It is thedrain-source current when thegate-source voltage is below thethreshold voltage.
Smaller transistors require lower operating voltages to restrict the internal electric field.
Thus to maintain the device operating speed, lower threshold voltage is required.
However this increases transistor leakage since there is substantial amount of current
during the off state. [6]
2.2.5 Channellength modulation
Channel length modulation in aMOSFET iscaused by the increase ofthe depletion layer
width at thedrain as the drain voltage is increased. This leads to a shorter channel length
and an increased drain current. An example is shown in Figure 5. The channel-length-
modulation effect typically increases in small devices with low-doped substrates. An
extreme case of channel length modulation is punch through where the channel length
reduces to zero. Proper scaling can reduce channel length modulation, namely by




Figure 5 Channel length modulation effect
CHAPTER 3
METHODOLOGY
This chapter provides an overview of device process simulation in designing 0.13urn
NMOS. There were two recipes involved, namely known as submicron technology 1
(Sub Tech 1) and submicron technology 2 (Sub Tech 2). The first recipe was obtained
from 0.5um NMOS of the manual laboratory. It served as a design basis for first recipe.
The second recipe of0.25um NMOS was obtained from Noraini Othman's thesis master.
It served asa design basis for second recipe. A comparison was made between these two
recipes.
3.1 Procedures
3.1.1 Submicron technology 1
To obtain the O.BumNMOS, the basisdesign of 0.5um NMOS was scaled down bit by
bitto 0.35um, 0.25ujn, 0.18um and 0.13um. The structure ofNMOS was obtained. Next,
electrical characteristics were obtained to evaluate its performances when scaling process
took place.
The parameters selected for scaling purposes were the gate length (LG), gate oxide
thickness (U), the threshold voltage adjust implant and supply voltage (VDD). The
detailed scaling was as listedas below.
1. To decrease the channel length, gate patterning was defined by etched poly at left
ofx-axis. If the etch was done farther, the gate would be shorter.
# POLY DEFINITION
etchpolysilicon leftpl.x=0.13
2. To reduce the gate oxide thickness as ITRS requirement, the temperature or the
time ofthe gate oxidation should bereduced. For this project, the time was varied
whilethe temperature remained constant.
# GATE OXIDATION
diffus time=l.S temp 950 dryo2 press=1.00 hcl.pc=3
3. To obtain threshold voltage as ITRS required adjustment should be done at boron
doping. Increasing the boron doping would increase the threshold voltage.
# THRESHOLD VOLTAGE ADJUST IMPLANT
implant boron dose=40.5ell energy=2.6 tilt=7°rotation=0 crystal
4. Last but not least, the scaled device should have scaled terminal voltages.
Therefore the magnitude ofallvoltages should bereduced asITRS requirement.
The scaling factor would be differed for each different gate length required. Table 4
below is thesummary of thescaling factor, a utilized in simulation.
Table 4 The scalingfactorfor Submicron Technology 1
Node Technology Scaling Factor
0.35um 0.50um / 0.35um - 1.428
0.25um 0.35um / 0.25um = 1.400
0.13um 0.25um/0.13um= 1.923
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3.1.2 Submicron technology 2
To obtain the 0.13um NMOS, the basis design of 0.25um NMOS was scaled down to
0.13um. The structure of NMOS was then obtained. Next, electrical characteristics were
obtained to evaluate itsperformances when scaling process tookplace.
The parameters selected for scaling purposes were the gate length (LG), gate oxide
thickness (W), the threshold voltage adjust implant and supply voltage (VDd). The
detailed scaling was as listedas below.
1. To decrease the channel length, gate patterning was defined by etched poly at left
of x-axis. If the etch was done farther, the gate would be shorter.
# ETCH POLYSILICON
etchpoly leftpljc=-0.091
2. To reduce the gate oxide thickness as ITRS requirement, the temperature or the
time ofthe gate oxidation should be reduced. For this project, the time was varied
while the temperature remained constant.
# OXIDIZE THE GATE (3.2-3.4nm)
method grid,oxide=0.004
diffus time=25 temp=850 dryo2
diffus time=30 temp=1000 nitro
3. To obtain threshold voltage as ITRS required adjustment should bedone atboron
doping. Increasing the boron doping would increase the threshold voltage.
# NVT IMPLANT BORON TO SHIFT THE THRESHOLD
implant b/2 dose=5.6el2 energy=50 tilt=0 rotation=0pears unit.damage
4. Last but not least, the scaled device should have scaled terminal voltages.
Therefore the magnitude ofallvoltages should bereduced as ITRS requirement.
Table 5 below isthe summary of thescaling factor, a utilized in simulation.
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Table 5 The scalingfactor utilizedfor Submicron Technology 2
Node Technology ScalingFactor
0.13um 0.25um/0.13um= 1.923
3.2 Tools utilized: SILVACO software
Instead ofgoing through anexpensive and time consuming fabrication process, computer
simulations could be used to predict electrical characteristics of a device design quickly
and cheaply.
Thus, TCAD (Technology Computer Aided Design) was used in this project which was
SILVACO software. SILVACO software enabled modeling process to be done such as
simulation of the fabrication process. Device modeling and simulation could then be
used to predict the electrical characteristics of the given device structure. This gave the
author better understanding on various design parameters on device performance.
Furthermore, it allowed the investigating of different internal quantities that were not
available experimentally.
From all of seven modules available, only two modules were required to conduct this
project which was ATHENA and ATLAS. The SILVACO software provided two
modules:
3.2.1 The ATHENA module
ATHENA was a simulator that provides general capabilities for numerical, physically-
based, two dimensional simulation of semiconductor processing. It provided features
such asdeposition, diffusion, etch, implantation oxidation, and metallization.
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Athena input was a text file. The deckbuild window had two parts; upper window
contains commands while lower window displayed comments and results as program
ran.
Grid definition
Initiation statement to define the wafer and doping
Actual processing steps by giving commands to produce semiconductor:
• Perform the deposition
• Perform the geometric etches
- Perform the oxidation
• Perform the diffusion
• Perform the annealing
• Perform the ion implantation
Run the simulation after completion
View results through TONYPLOT
Parametersextractionsuch as gate oxide thickness, toX etc.
Figure 6 Process ofrunning the ATHENA
3.2.2 The ATLAS module
ATLAS is a physically-based device simulator. It is often used in conjunction with the
ATHENA which predicts the physical structures that result from processing steps. The
resulting physical structures are used as input by ATLAS, which then predicts the
electrical characteristics associated with specified bias conditions. Each input file must
contain five groups of statements in correct order.
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Table 6 ATLAS commandgroup withprimary statement
Group Statements
Structure specification Mesh, region, electrode, doping
Materials model specification Material, models, contact, interface
Numerical method selection Method
Solution specification Log, solve, load, save
Result analysis. Extract, tonyplot
1
The structurefile fromATHENA is exported toATLAS \




Run the simulation after completion
View results through TONYPLOT
Figure 7Process ofrunning the ATLAS
The generated structure from the ATHENA simulation was then exported to ATLAS for
both recipes. As stated in Table 69 physical models, interface properties and numerical
method used were specified. The biasing conditions and extract statement should also be
specified to acquire thedesired parameters value.
In all simulations, the device started with zero bias on all electrodes. Then the voltage
was specified oneach ofthe electrodes inthe device specified. ATLAS functioned todo
calculation on current flow through each electrode. Solutions would be obtained by
14
stepping the biases on electrodes from initial equilibrium condition and then saved the
results using log statement. This log statement had to be inserted in the program before
sweeping the bias on gate electrode (to generate Id-Vg graph) or on the drain electrode
(to generate Id-Vd graph). To extract the device parameters, the extract command
provided with the deckbuild environment.
The summary of simulation process design for both recipes was illustrated in Figure 8
and Figure 9.
1st Stage of








; 2nd Stage of








Figure 8 Summary ofmethodologyforsubmicron technology 1
1st Stage of













4.1.1 Submicron technology 1
Staring wafer
* i
Gate oxidation Spacer formation
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Vth adjust implant LDD implant
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Figure 10Simulationfabrication processfor submicron technology 1
Initially, the silicon was deposited to form a starting wafer. Gateoxide layer is grown on
silicon surface by performing dry oxidation. Next, doping impurities was introduced by
ion implantation. Here,a Vth adjustimplant is utilized usingBoron.
The conformal deposition forpolysilicon gate was performed andlater thegeometrical of
polysilicon gate was etched. Next, the polysilicon is doped with phosphorous to create an
n+ polysilicon gate. Spacer oxide deposition has to be performed because of the
16
existence of source and drain implants. Next, a dry etch was performed to build the
sidewall oxide spacer.
After sidewall spacer formation, an arsenic implantation will be performed to build n++
source/drain. Next, metallization process was performed. The backside electrode could
be placed at the bottom of structure without having a metal region. The contact window
was formed in source drain region andlater the aluminium was deposited andpatterned.
[8] The summary of process utilized could be referred at Table 7and Table 8. Refer to
APPENDIX A to know detail on internal view simulation process for submicron
technology 1.
Table 7Summary ofparameters used in simulation of0.25pm NMOS Sub Tech 1
Process Parameters
1. Starting wafer ♦ Wafer orientation <100>♦ Boronconcentration 1.0x 1014





3. Vth implant ♦ Boron♦ 33.5xl0ncm'2
♦ 5keV
♦ Tilt = 7° & -7°
♦ Rotation = 0°
4. Polysilicon deposition ♦ Deposit poly thickness = 0.1um





6. Polysilicon implant ♦ Phosphorous♦ 3xl013cm'2
♦ lOkeV
7. LDD implant ♦ Arsenic
17
♦ 5 x lO15 crn^
♦ 25keV
8. Spacer formation ♦ Deposit oxidethickness= 0.06um





10. Metallization ♦ Depositalumimumthickness= 0.0125um
Table 8 Summary ofparameters used in simulation ofO. 13pm NMOS Sub Tech 1
PROCESS PARAMETERS
1. Starting wafer ♦ Wafer orientation <100>♦ Boronconcentration 1.0x 1014





3. Vth implant ♦ Boron♦ 40.5xl0ncm'2
♦ 5keV
♦ Tilt - 7° & -7°
♦ Rotation-0°
4. Polysilicondeposition ♦ Deposit poly thickness - 0.1um





6. Polysilicon implant ♦ Phosphorous♦ 3x10° cm-2
♦ lOkeV
7. LDD implant ♦ Arsenic♦ 5xl05cm-2
♦ 25keV
8. Spacer formation ♦ Depositoxide thickness= 0.06um






10. Metallization ♦ Deposit aluminium thickness = 0.0125um
4.1.2 Submicron technology 2
Staring wafer
i "*




Vth adjust implant Gate and SD implant
+ *






Figure 11 Simulationfabrication processforsubmicron technology 2
The simulation process began with starting wafer of p type. An n-well was then formed
and followed by field implant. Ion implantation was used to form p-type doped isolation
region before the field oxide thick growth. Next, LOCOS was formed where it was a
technique of growing field oxide in selected regions. The Vth implant adjustment was
done with BF2 to adjust the Vth value. The gate oxidation was performed later and the
undopedPolysilicon was deposited.
To form a shallow lightly doped source and drain regions, an arsenic implantation was
performed. This process was known as lightly doped drain (LDD). It improved reliability
19
against hot carrier instability ofa transistor by avoiding electric field concentration. The
concept was the insertion of grade profiled, n- drain region between n+ part o the drain
and channel region. The n- region sustained the drain voltage over a longer region, thus
reduced the peak electric field which mainly lateral at the drain. (Tasch etal., 1990)
Prior to LDD implant, the conformal silicon oxide deposition was performed on the
silicon surface and followed by anisotropic etching to create sidewall spacer. It etched
only in downward vertical direction and not along the silicon surface. Along the
Polysilicon sides, the vertical thickness ofthe oxide layer would be much thicker than on
top of Polysilicon. The entire deposited insulator is then removed except for a wedge
along the sides of the Polysilicon lines. The sidewall spacers provided diffusion buffer
for the dopant in source and drainjunction.
Next, by using phosphorous the deep source and drain inregions adjacent to the sidewall
was formed. At the same time, the source drain contacts were doped as well as
Polysilicon gates by ion implantation. Adual doped poly scheme was utilized meanwhile
the poly gatewas doped withn+ dopants.
This was later followed by RTA process to repair the damage to the lattice by restoring
the single-crystal structure and activating the dopant. RTA was utilized instead of
conventional furnace diffusion to minimize dopant diffusion and also produced ultra
shallow junctions. The silicidation process was performed later. Silicidation referred as
process of forming a surface layer of refractory metal silicide on silicon. Titanium was
deposited on silicon and a layer of silicide was formed when the two substances reacted
at elevated temperatures. The resistivity of titanium silicide was the lowest among
various metal silicides with 12-25 ujQ-cm (Kim et al., 1998). After silicidation, the
phosphor silicate glass (PSG) was deposited and subjected to reflow process for
smoothness. After that, contact holes were opened by etching. [4] The summary of
20
process utilized could be referred at Table 9and Table 10. Please refer to APPENDIX A
to know more on internal viewsimulation process for submicron technology 2 in detail.
Table 9 Summary ofparameters used in simulation of0.25pm NMOS Sub Tech 2
Process Parameters
1. Starting wafer ♦ Wafer orientation <100>
♦ Boron concentration - 3.0 x 10
2. Well implant ♦ Boron♦ 5xl012cm-2
♦ 60 keV
3. Field implant ♦ Boron♦ 2xl013cm-2
♦ 80 keV
4. LOCOS Wet02 Nitrogen
Diffuse time (min) 120 20
temp (°C) 1000 1000
5. Vth implant ♦ BF2♦ 5.6xl0,2cm"2
♦ 50keV
6. Gate oxidation Dry02 Nitrogen
diffuse time (min) IS 30
temp CQ 850 1000
7. Polysilicon deposition ♦ Deposit poly thickness = 0.25um
8. LDD implant ♦ Arsenic♦ 5 x 1013 cm-2
♦ 30 keV
♦ Tilt = 7° &-7°
♦ Rotation = 0°
9. Spacer formation ♦ Deposit oxide thickness = 0.3um
10. Gate and SD implant ♦ Phosphorous♦ 3xlOI5cm"2
♦ 40keV
11. SD anneal Nitrogen Nitrogen
diffuse time (sec) 10 5
temp (°C) 900 1050
21
12. Silicidation Deposit titaniumthickness= 0.03um
13. PSG deposition Deposit oxide thickness = 0.7um
Table 10Summary ofparameters used in simulation of0.13pm NMOS Sub Tech 2
Process Parameters
1. Starting wafer ♦ Wafer orientation <100>
♦ Boron concentration = 3.0 x 10
2. Well implant ♦ Boron♦ 5xl012cm"2
♦ 60keV
3. Field implant ♦ Boron♦ 2xl013cm'2
♦ 80keV
4. LOCOS Wet02 Nitrogen
diffuse time (min) 120 20
temp (°C) 1000 1000
5. Vth implant ♦ BF2♦ 5.4xl012cm"2
♦ 50keV
6. Gate oxidation Dry02 Nitrogen
diffuse time (min) 23 30
temp(°C) 800 1000
7. Polysilicon deposition ♦ Depositpoly thickness= 0.25um
8. LDD implant ♦ Arsenic♦ 5 x 1013 cm'2
♦ 30keV
♦ Tilt = 7° &-7°
♦ Rotation = 0°
9. Spacer formation ♦ Deposit oxide thickness = 0.3um
10. Gate and SD implant ♦ Phosphorous♦ 3xl015cm"2
♦ 40 keV
11. SD anneal Nitrogen Nitrogen
diffuse time (sec) 10 5
temp (°C) 900 1050
22
12. Silicidation Deposit titaniumthickness= 0.03um
13. PSG deposition Depositoxide thickness= 0.7um
4.1.3 The submicron technology involved
4.1.3.1 Local oxidized silicon (LOCOS)
It is an isolator between two transistors. The goal is to oxidize silicon only wherever a
field of oxide is needed. Thiscan be done by using silicon nitride (Si3N4) to protect the
silicon areas that are not to be oxidized. However, selection of Si3N4 poses it owns
problems. In high tensile stress, it can induce large edge forces on the substrate when
pattern. Thus, a thin thermal oxide (pad oxide) isinitially grown; follow by deposition of
S13N4 and the photoresist. The resist is then patterned and the nitride is etched to protect
the active areas. A thick field oxide is thengrown on areas which are not covered by the
siliconnitride mask. After thermal oxidation, the silicon nitride is then etchedoff for the
next processingsteps. [4]
4.1.3.2 Spacer
Spacers are used alongside the poly gates to prevent the higher source/drain implant from
penetrating too close to the channel where leakage current punch through could occur. It
is formed with multiple control gates by forming side wall control gates adjacent to the
gate oxide spacers over heavily-doped regions ofthe source and drain regions. The side
wall control gates can be used to substantially increase the threshold voltage of the
transistor. [9]
4.1.3.3 Lightly dopeddrain (LDD)
Lightly doped drain is implemented. Channel length reduction leads to increases the
potential for charges to punch through the transistor source and drain and cause
undesirable channel leakage current. This probability can be reduced by reducing the
doping concentration of the drain. This will lead to lower number of carrier charge
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available at the drain and it will take longer time and bigger potential needed before
avalanche take place. [9]
4.1.3.4 Salicide
In the past, polysilicon films doped with phosphorus have often been used as electrodes
and interconnections. However, the resistance of gate electrode or the interconnection
comprising the polysilicon film doped with phosphorus provides limitation for
improvement in a high speed performance of the MOSFET. As feature size is reduced,
resistance is increasedand that require changes in contact formation.
To solve this problem and permit further improvement in a high speed performance of
the MOS field effect transistor, the polysilicon film doped with phosphorus is placed
with a polycide structure comprising a polysilicon and a high melting point metal
silicide. Particularly, a titanium silicide film has a smaller resistivity in various high
melting point metal silicide films. Atitanium silicide film serving asthe gate electrode is
suitable in a self-alignment process for reductions of resistances of source and drain
diffusion regions in the MOS field effect transistor. Forthe above reasons, the titanium
silicide film is attractive as an electrode and an interconnection. [4]
4.1.3.5 Rapid thermal annealing (RTA)
It replaced long time furnace annealing especially to minimize the dopant diffusion and
produce shallowjunctions. [2]
Table 11 Comparison ofsubmicron technology utilizedfor both recipes
Submicron technology 1 Submicron technology 2
1. LOCOS ~- ^
2. Gate oxidation













4.1.4 Alteration effectsfor parameters selected
Table 12 showed the standard parameters for different generation from BPTM andITRS.
The simulation value obtained for both submicron technologies recipes would be
compared.









0.6um 0.6 11.0 1.000 5.0
0.35um 0.35 7.6 0.735 3.3
0.25um 0.25 4.0 0.596 2.5
0.18um 0.18 2.5 0.466 1.8









Source: California University, 2002
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4.1.4.1 Submicron technology1
4.1.4.1.1 The effect ofgate oxide thickness
Changed in time diffusion would result in change ofgate oxidation thickness. The time
diffusion was altered to obtain the oxide thickness at approximately at range of 3.17nm
to 3.43nm.
Table 13 The trialand errorfor gate oxidation in nanometer









diffus time^LS temp 950 dryo2 press=1.00 hcl.pc-3
4.1.4.1.2 Threshold voltage variation withBoron concentration
Trial and error approach were used to obtain the required Vth, 0.33V±12.7% or
0.29V<VTh<0.37V. Just the doping below the gate has a significant influence on the
final device behaviour. The effect of this implantation is to adjust the Vth of the
transistor. The Vth is defined as the gate voltage above which the transistor becomes
conductive due to an inversion of a thin layer below the gate. The voltage which is
necessary to create an inversion layer strongly depends on the original doping
concentration, which is adjusted by this implantation. VTh adjust implantations are
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always performed with low doses, because just slight modification of the gate
concentration are sufficient for the adjustment.




10.5 xlO11 10 0.06
20.5 xlO11 10 0.19
30.5x10" 10 0.33
40.5 x 10u 10 0.37
From observation, the higher the boron dose concentration, the higher the threshold
voltage value. Finally the required Vth with the acceptable doping concentration was
obtained where
# THRESHOLD VOLTAGE ADJUST IMPLANT
implant boron dose=40.5ell energy=5 rotation=30 crystal lat.ratiol=1.0 lat.ratio2-1.0
4.1.4.1.3 Gate length
Channel length can be decreased by etch poly leftpl.x^0.35 for 0.13um. Ifthe etch was
done farther, the gate became shorter.
4.1.4.2 Submicron technology 2
4.1.4.2.1 The effect ofgate oxide thickness
The Wthickness can bechanged by changing the parameter in the diffusion process. At
first trial, only the time parameter was changed. By changing the time parameter into
longer time, the thickness ofthe U could be increased and vice versa. By increasing the
thickness ofthe toX, it also increased the minimum VG to get ID bigger than zero.
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Based on trial and error method, the diffuse time was varied bit by bit and the
temperature value was maintained. Here, the compress model was used to model 2D
oxidation in non planar structure. The stress effect played a minor role in determining
oxide shape. The coding was as stated as below and the result of U thickness was
observed.
# OXIDIZE THE GATE (32A-34A)
method grid.oxide=0.004
diffus time=23 temp=800 dryo2
diffus time=30 temp=1000 nitro
Table 15 First attempt






The higher the temperature, the thicker the U thickness. At 850°C, the V reduced from
88.5A to 52.3A when varied the temperature from 48°C to 20°C. However, the obtained
U was far from ITRS requirement, 31.68A -34.32A.
Table 16 Second attempt
Diffuse time (min) Temperature (°C) Gate oxide thickness, t0X(A)
~48 800 59.34
30 800 37-57
25 800 34.79 ~
23 " 800 33-66
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The lower the temperature, the size of U thickness would be smaller. Thus the second
attempt was to reduce the temperature from 850°C to 800°C. When diffuse for 48
minutes, the tox was lesser immediately at lower temperature than at higher temperature.
Observation showed at 800°C, the U reduced from 59.3A to 33.7A when varied the
temperature from 48°C to 20°. Hence, the obtained Wreached the targeted International
Technology Roadmap Semiconductor (ITRS) requirement, 31.68A -34.32A.
Thus the gate oxidation was performed by growing the Ux layer on the silicon surface. At
first the dry oxidation was performed at 800°C for 23 minutes and latter by nitrogen at
1000°C for 30 minutes.
4.1.4.2.2 Threshold voltage variation with boron diflourine concentration
Another parameter affecting the Vth was the doping concentration ofboron (BF2) in the
device.
The theoretical equation (1) for the Vth ofanideal NMOS device isgiven by









The Vth was defined as the gate voltage above which the transistor becomes conductive
due to an inversion of a thin layer below the gate. The voltage which was necessary to
create an inversion layer strongly depends on the original doping concentration, which
was adjusted by this implantation. Vth adjust implantations are always performed with
low doses, because just slight modification of the gate concentration were sufficient for
the adjustment.
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An increased doping concentration in the structure indicated that there were more
majority carriers under the oxide silicon interface in the gate region. As such, a higher
concentration ofminority carriers was needed to generate inversion and depletion layers.
The Vth of operation of the device was determined from the plot of the drain source
current voltage versus the gate voltage. The value was determined by extrapolation ofthe
curve from thepoint ofmaximum slope to thex-axis intercept.
Based on trial and error method, the dose implantation was varied bit by bit but the
energy value was maintained. Simulations were performed, keeping all other quantities
constant and changing the threshold voltage. Here ion implantation models used could be
eitheranalyticalor Monte Carlo.
By default the analytic models were used. It was based on reconstruction of implant
profiles from the calculated or measured distribution moments. The Monte Carlo
(statistical technique) used the physically based Monte Carlo ofion trajectories in order
to calculatethe final distribution ofstoppedparticles.
Analytic implant models were made up ofgaussian, pearson and dualpearson models.
Gaussian model was performed for ID profiles and inadequate due toreal profiles were
asymmetrical in most cases. The pearson model was the simplest and most widely
approved method for calculation of asymmetrical ion implantation profiles. Dual
pearson was for heavily affected profiles by channeling.
Monte Carlo was used to simulate ion implantation in non standard conditions. This
approach allowed calculation of implantation profiles in any random structure with
accuracy comparable to the accuracy ofanalytical models.
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4.1.4.2.2.1 Monte Carlo (statistical)
The first attempted coding was as stated as below and the result ofVth was observed for
Monte Carlo (bca).
# NVT IMPLANTBORON TO SHIFT THE THRESHOLD
implant bf2 dose=1.0769el3 energy=50 tilt=0 rotation=0 bca
















1.80x10" 50 33.68 -1.08 897.01 3.01
1.28 xlO" 50 33.64 -1.48 964.23 3.37
1.18x10" 50 33.64 -1.69 996.66 3.97
1.08x10" 50 56.52 -1.73 1172.72 4.03
1.06x10" 50 33.63 -1.78 1184.50 4.08
1.02x10" 50 33.63 -2.50 1193.33 4.01
8.62 xlO" 50 33.62 -2.71 1239.11 6.34
8.08 x 101Z 50 33.62 -3.39 1318.70 7.92
5.38xl0lz 50 33.61 -4.94 1520.01 11.39
2.69x10" 50 33.60 -5.02 1597.46 11.57
The value of Vth obtained was negative. This may due to unsuitable technique since
Monte Carlo should be used for non standard conditions. Forexample, for cases thathad
not been studied experimentally yet. Thus, this technique was not valid for this case.
4.1.4.2.2.2 Dual pearson (analytical)
The second attempted coding was as stated as below and the result ofVth was observed
for dual pearson (pears).
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# NVT IMPLANT BORON TO SHIFT THE THRESHOLD
implant bf2 dose=L0769el3 energy=50 tilt=0 rotation=0 pears umtdamage
dam.factor^O.01
The effect of implant damage enhanced diffusion was important. As damage generated
by implantation, it led to diffusion enhancement of the dopants during subsequent heat
cycles. First, ATHENA must simulate the implant damage generated by agiven implant.
Secondly, it must model the effect that these defects had on subsequent impurity
diffusion.
The most practical model for coupling the implant damage to subsequent diffusion
calculation was the +1 model. In ATHENA, this could be done by using parameter
dam.fact on implant statement
















3.80x10" 50 33.990 1.211 12.39 93.41
2.80 x 10" 50 33.833 1.063 30.39 81.40
1.46x10" 50 33.686 0.809 90.25 66.05
1.15x10" 50 33.661 0.739 117.98 63.17
1.08x10" 50 33.659 0.726 139.10 62.83
1.00x10" 50 33.648 0.648 153.14 61.80
8.62 x 10lz 50 33.637 0.460 267.55 60.96
6.46x10" 50 33.618 0.390 297.23 76.03
5.38xl0,z 50 33.604 0.318 343.11 78.18
Increasing the substrate doping causes an increase in the Vth of the device. The Vth
value obtained was positive. Reduction ofimplant dose, BF2 resulted lower in Vth-
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4.1.4.2.3 Gate length
To decrease the channel length, gate patterning was defined by etched poly at left of x-




There were several device parameters beingextracted. Theresults obtained were consists
of threshold voltage (Vth), saturation current (IDsat) and subthreshold swing (St). The
measured parameters obtained were then compared with therequirement.
4.2.1 Resultsfor 0.25pm NMOS simulations
4.2.1.1 Submicron technology I
4.2.1.1.1 Result on saturation current extraction
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Figure 12Drain current, Id versus drain voltage, Vd of0.25pm NMOS
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Saturation current, Iosat referred to how much current was carried in the ON state. Here,
five Id-Vd curves were required at different gate voltage. The gate voltage chose ranging
from 0.5V, l.OV, 1.5V, 2.0V and 2.5V. The Id** obtained was 571.69uA/m. The ideal
curve should be almost flat but in submicron device, slopecurve was unavoidable. Thus,
as much as possible, the slope should be less steep. If not the device would get easily
heat up due to the excessive doping. From result and observing at Id-Vd curve, the slope
changes was not drastic and became less steep even though boron doping was increased.
ID gradually increased when Vd increased. This showed the device experienced channel
length modulation. This led to an increase ofId which occurred in low doping and when
critical punch through occurred. The graph itself showed this phenomenon due to ID rose
sharply asVd further increased and exhibited no true saturation.






























Figure 13Drain current, Id versus gate voltage, VG of0.25pm NMOS
Linear extrapolation method was used to extract Vth from the simulation. From ID-VG
curve, the Vth value could then be extracted. The VTh value obtained was 0.51V.
Increasing Boron doping will lead to increment ofVth-
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Figure 14Subthreshold of0.25pm NMOS
Subthreshold swing, St was a measurement ofhow much ofchange in VG was required
to change the off-current in the device. Itwas desirable to have small St (the slope below
Vth is steep). This was because only small reduction ofVG below Vth could effectively
turn-off the device. Large St implied significant ID may still flow inthe OFF state where
VG=0V. The St obtained was at74.05mV/dec. Table 19 below showed summarization of
the extracted parameter for 0.25umNMOS.












57.84 0.51 571.69 74.05
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4.2.1.2 Submicron technology 2
4.2.1.2.1 Result on saturation current extraction
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F/gwre 75 ZVaiw current, Id versus gate voltage, Vq of0.25pm NMOS
The gate voltage chose ranging from 0.5V, l.OV, 1.5V, 2.0V and 2.5V. The losat obtained
was 295.72uA/m. The curve showedtrue saturationwhich was almost flat. Hence,punch
through phenomenon did not occur.
4.2.1.2.2 Result on threshold voltage extraction
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Figure 16Drain current, ID versus gate voltage, VG of0.25pm NMOS
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For extraction of Vth, the ID-VG curve was plotted and the sequence of the solve
statements were set to ramp the gate bias with drain voltage of 0.05V. The threshold
voltage obtained was 0.50V.
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Figure 17 Subthreshold of 0.25pm NMOS
The subthreshold swing value was 81.39mV/dec. The value obtained was larger than the
submicron technology 1 by 7.6% which indicated the design had poor turn-off
characteristics. Table 20 was summarization of the extracted parameter for 0.25um
NMOS.











59.37 0.32 0.50 295.72 81.39
Both extracted parameters for using submicron technology 1 and submicron technology
2 approaches were tabulated forease in reference.
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57.84 0.36 0.51 295.72 74.05
Submicron
technology 2
59.37 0.32 0.50 571.69 81.39
The simulation value obtained was then compared with the design reported as tabulated
in Table 22. Both VTh simulation values obtained were found to be closer with Horvath
etal. (2005) with a difference of2% - 3% only. However, the differences found to higher
when compared with Mat Husin et al. (2000). The differences were 23% for submicron
technology 1and25%for submicron technology 2.
For losat, only 5% and 4% differences were found for submicron technology 1 between
Mat Husin et al. (2000) and ITRS (1997) respectively. However, large differences were
noted for submicron technology 2 between Mat Husin et al. (2000) and ITRS (1997).
The values were 51% and 46% respectively.
For St, the value reported was closer when compared submicron technology 1 with Mat
Husin et al. (2000) with 7% difference. However, when compared with Horvath et al.
(2005) the difference was quite large with 18%. Submicron technology 2 showed much
better result. The differences were only2% and 10%when compared with Horvath et al.
(2005) and Mat Husinet al. (2000) respectively.
The recorded parameters displayed that both submicron technology has its own tradeoffs.
Each design had both advantages and drawbacks. In this work, introducing one
submicron technology such as LOCOS may enhance the losat, however at the same time
the Stvalue maybe increased which wasnotdesired.
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4.2.2 Resultsfor 0.13pmNMOS simulations
4.2.2.1 Submicron technology 1
4.2.2..1.1 Result on saturation current extraction
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Figure 18Drain current, ID versus drain voltage, VD ofO. 13pm NMOS
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Saturation current, Ids* was referred to how much current was carried in the ON state.
Here, four ID-VD curves were required at different gate voltage. The gate voltage chose
ranging from 0.3V, 0.6V, 0.9V, 1.2V and 1.5V. The Id* obtained is 519.33uA/m. The
ideal curve should be almost flat but in submicron device, slope curve was unavoidable.
Thus, as much as possible, the slope should be less steep. If not the device would get
easily heatupand this was due to theexcessive doping.
From observation, Id gradually increased when VD increased. This showed the device
experienced channel length modulation. This led to an increase of Id which occurred in
low doping and when critical, punch through occur. The graph itself showed this
phenomenon due to ID rose sharply as VD further increased and exhibited no true
saturation.





















0 02 0.4 0* 0.8 I »JT 1.4 1.6
Gate vmtagB (V)
Figure 19 Drain current, Id versus gate voltage, VG ofO. 13pm NMOS
From Id-Vq curve, the Vth could thenbe extracted. The Vth value obtained was 0.37V.
Increasing Boron doping will lead to increment ofVth-
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4.2.2.1.3 Result on subthreshold swing extraction
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Figure 20 Subthreshold ofO.13pm NMOS
Subthreshold swing, St was a measurement of how much of change in VG was required
tochange the off-current inthe device. It was desirable to have small St (the slope below
Vth is steep). This was because only small reduction of VG below VTh could effectively
turn-off thedevice. Large St implied significant ID may still flow in the OFF state where
VG =0V. The St obtained was at 127.59mV/dec. Table 22 below was summarization of
the extractedparameterfor 0.13urnNMOS.










33.61 - 0.37 519.33 127.59
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4.2.2.2 Submicron technology2
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Figure 21 Drain current, Id versus drain voltage, VD of0.13pm NMOS
The gate voltage chose ranging from 0.3V, 0.6V, 0.9V, 1.2V and 1.5V. The losat obtained
was 343.1luA/m. The curve showed true saturation which was almost flat. Hence, punch
through phenomenon did not occur.
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Fjgwre 22 Draw current, Idversus gate voltage, Vg ofO. 13pm NMOS
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For extraction of Vth, the Id-Vg curve was obtained plotted and the sequence of the
solve statements are then set to ramp the gate biaswith the drainvoltage of 0.05V. The
threshold voltage obtained was 0.3IV.
4.2.2.2.3 Result on subthreshold swing extraction
Dataton most BOQ_l.log
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Figure 23 Subthreshold of0.13pm NMOS
The subthreshold swing value was 64.785mV/dec. The value obtained was larger than
the conventional approach by 7.6% which indicated the design had poor turn-off
characteristics. Table 23 below is summarization of the extracted parameter for 0.13um
NMOS.
















Both extracted parameters submicron technology approaches were tabulated in Table 24
for ease in reference.
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Table 25Summary ofextractedparameters of0.13pm NMOSfor both approaches
Parameters <« •*• v™ , *D/at . . * ,(A) (um) (V) (uA/um) (mV/dec)
Submicron 33 6} _ Q37 51933 12? 59
technology 1
Submicron 33^ Q41 Q31 343 n 64?9
technology 2







TI Intel TSMC ITRS Sub Sub
Tech. 1 Tech. 2
Vdd 1.20 1.40 1.20 1.35-1.65 1.50 1.50
(V)
*<« 2.40 2.15 2.35 3.17-3.43 3.36 3.36
(nm)
Vth 0.30 0.33 0.26 0.29-0.37 0.37 0.31
(V)
W 1000 1125 935 - 343 519
(uA/um)
St - 65 127
(mV/dec)
The simulation value obtained was then compared with the design reported as tabulated
in Table 26. Both VDd simulation values obtained were found to be closer with ITRS
and Intel with a difference of 7% - 11% only. However, the differences found to higher
when compared with TSMC and TI. The differences were 25% for both submicron
technologies.
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tox simulation values were found to becloser with ITRS for both submicron technologies
with differences range of 2% - 6%. However, the differences found to higher when
compared with TI, Intel and TSMC. The differences were 40%, 56% and 43% for both
submicron technologies respectively.
Both simulation Vth values were found to be in range with ITRSrequirement. However,
the differences found to higher when submicron technology 1 was compared with TI,
Intel and TSMC. The differences were 23%, 12% and 42% respectively. For submicron
technology 2, the Vth values were much more comparable with differences of 3%, 6%
and 19%when comparedwith TI, Intel and TSMC.
For lDsat> both simulation values were not comparable with the cited work. The
differences for submicron technology 1 with TI, Intel and TSMC were 66%, 67% and
63% respectively while for submicron technology 2 the differences were 48%, 54% and
55% respectively.
St value however could notbe compared. This information was classified bythe industry
and treated as confidential.
The recorded parameters displayed that both submicron technology had its own
tradeoffs. Each design had both advantages and drawbacks. Forsubmicron technology 1,
parameters for toX thickness and Vth were acceptable and within the range of ITRS
requirement. It had lower St which was desirable since lower St implied that the design
has good turn-off characteristics. However, the losat obtained was too small compared
with other cited work and even with the second simulated recipe. Too small saturation
current mean the device operated at lower speed. Other than that, the drastic increase
observed at Id-Vd curve showed that the device experienced the punch through
phenomenon.
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For submicron technology 2, parameters for tox thickness and Vth were also acceptable
and within the range of ITRS requirement. However, this time subthreshold current, St
was much higher than thefirst recipe. This is undesirable since higher St implied that the
design has poor turn-off characteristics. Yet, the W obtained this time was higher than
thefirst simulated recipe but lower than other cited work. Higher losat was desirable since





For 0.25um NMOS, both results displayed the threshold voltage (Vth) value obtained
were 0.54V and 0.50V respectively. The saturation current (Ir**) value obtained was
572uA/um for the first submicron technology while 296uA/um for the second submicron
technology. For subthreshold current (St), the recorded values were 74mV/dec and
81mV/dec respectively.
For0.13um NMOS, bothresults displayed gate oxide thickness (W)of 3.36nm while the
threshold voltage (Vth) value obtained were 0.31V and 0.37V respectively. These
parameters were within the with International Technology Roadmap Semiconductor
(ITRS) requirement. The saturation current (losat) value obtained was 343uA/um for the
first submicron technology while 519uA/um for the second submicron technology. In
thiscase, the second recipes had better performance since higher losat implied the device
operated at higher speed. However if compared with other cited work, the IDsat second
submicron technology was almost half than the reported value. For subthreshold current
(St), the recorded values were 65mV/dec and 128mV/dec respectively. For this
condition, the first recipe was far better than the second recipe since lower St displayed
the device has good turn-off characteristics. This is due the LOCOS is introduce which
provide electrical isolation.
Overall, the electrical parameters obtained for both recipes were agreeable with ITRS
requirement and other reported works except for the result of saturation current. This
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could be due to the direct scaling. Other parameters such as subthreshold current could
notbe compared dueto notall detailed parameters could be displayed to the public.
In conclusion, both recipes had its own tradeoff. Implementation of other submicron
technology may have benefit at one area but at the same time other area experienced
detrimental effect.
5.2 Recommendation
In order to obtainthe optimum design, the LOCOS couldbe replaced with the advanced
technology such as Silicon onInsulator (SOI) as LOCOS suffered from bird beaks effect.
As channel length is scaled down, the gate dielectric thickness must also need to be
scaled. Silicon dioxide thickness limit will be reached approximately when the gate to
channel tunneling current becomes equal to off state source to drain subthreshold
leakage. Thus, another alternative is to use high dielectric constant material.
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SIMULATION PROCESS FOR SUBMICRON TECHNOLOGY 2





• •* •«• '
Figure 42 Well drive-in Figure 43 Etchpad oxide 1 Figure 44 Pad oxide 2
Figure 45 Nitride deposition Figure 46Etch nitride Figure 47Field implant
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Figure 48 LOCOS Figure 49Etch nitride Figure 50Etch padoxide
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Figure 51 Screen oxidation Figure 52 Vth implant Figure 53 Etch screen
oxidation






Figure 57 LDD implant Figure 58 Spacer deposition Figure 59 Spacer etch
54



















Figwre 65 Silicidation Figure 64Titanium etch Figure 65 PSG deposition
naiteann.








line x loc=0.000 spac=0.0260
line x loc=0.052 spac=0.0026
line x loc=0.156 spac=0.0026
#
line y loc=0.000 spac=0.00208
line y loc=0.052 spac=0.026
line y loc=0.130 spac=0.013
line y loc=0.208 spac=0.039
struct outfile=grid.str
# Initial Silicon Structure with <100> Orientation
init silicon c.boron=1.0el4 orientation=100 two.d
struct outfile=initial.str
# Gate Oxidation
diffus time=1.5 temp=926.966 dryo2 press=0.984283 hcl.pc=3
struct outfile=gate_oxidatn.str
#
extract name="Gateoxide" thickness material="SiO~2" mat.occno=l
x.val=0.3
struct outfile=gateoxidethick.str
# Threshold Voltage Adjust implant




# Conformal Polysilicon Deposition
deposit poly thick=0.052 divisions=10
structure outfile=poly.str
# Poly Definition
etch poly left pl.x=0.091
structure outfile=poly2.str
# Polysilicon Oxidation
method compress init.time=0.10 fermi








# Spacer Oxide Deposition
deposit oxide thick=0.0312 divisions=10
structure outfile=spacer_deposition.str
# Spacer Oxide Etch
etch oxide dry thick=0.0312
structure outfile=spacer.str
# Source/Drain Implant





method vertical init.time=0.06 fermi
diffus time=l temp=900 nitro press=1.00
structure outfile=source_drain_anneal.str
# Open Contact Window
etch oxide left pl.x=0.052
structure outfile=etch_left.str
# Aluminium Deposition
deposit alumin thick=0.0078 divisions=2
structure outfile=aluminium_depo.str
# Etch Aluminium
etch aluminum right pl.x=0.0468
structure outfile=alurainium_etch. str
#































# set material models





# Bias the drain
solve vdrain=0.1
# Ramp the gate
log outf=idvgmos2ex01_l.log master
solve vgate=0 vstep=0.025 vfinal=1.5 name=gate
save outf=idvgmoslex01_l.str
# plot results
tonyplot idvgmoslex01_l.log -set idvgmoslex01_l_log.set







extract name="ntheta" ((max(abs(v."drain")) *
$"nbeta")/max(abs(i."drain"))) \
- (1.0 / (max(abs(v."gate")) - ($"nvt")))
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############# idsat with Vdd=1.5V ################
go atlas
# Define the Gate Qss
interface qf=lel0
# Use the cvt mobility model for MOS
models cvt srh print numcarr=2
#
method gummel newton







#load in temporary files and ramp Vds
load infile=solve__tmpl
log outf=moslex02_l.log
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
load infile=solve_tmp2
log outf=moslex02_2.log
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
load infile=solve_tmp3
log outf=moslex02_3.log
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
load infile=solve_tmp4
log outf=moslex02_4.1og
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
load infile=solve_tmp5
log outf=moslex02_5.log
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
# extract max current and saturation slope
extract name="nidsmax" max(abs(i."drain"))
#
tonyplot -overlay -st moslex02_l.log moslex02_2.log moslex02_3.log




# set material models
models cvt srh print
interface qf=lelO




# Bias the drain a bit...
solve vdrain=0 vstep=0.01 vfinal=0.05 name=drain
# Ramp the gate to a volt...
log outf=moslex03_l.log master
solve vgate=0 vstep=0.025 vfinal=1.5 name=gate
save outf=moslex03_l.str












line x loc=-5.0 spac=0.1
line x loc=-2.0 spac=0.1
line x loc=-0.65 spac=0.05
line x loc=0 spac=0.05
#
line y loc=-0.45 spac=0.05
line y loc=0 spac=0.05
line y loc=0.01 spac=0.05
line y loc=0.2 spac=0.05
line y loc=0.4 spac=0.05
line y loc=0.6 spac=0.1
line y loc=1.2 spac=0.1
line y loc=6 spac=0.1
line y loc=10 spac=0.3
line y loc=12 spac=0.4
line y loc=15 spac=0.4
line y loc=20 spac=0.4
line y loc=25 spac=0.4
#




# PAD OXIDATION 250A
method grid.oxide=0.005
diffus time=21 temp=1000 dryo2
diffus time=15 temp=1000 nitro
structure outfile=3pad_oxidel.str
#
extract name="Pad oxide_l" thickness material="SiO~2" mat.occno=l
x.val=-2.0
# P-WELL IMPLANT





diffus time=60 temp=750 t.final=1100 nitro
diffus time=150 temp=1100 dryo2
diffus time=15 temp=1100 nitro
structure outfile=3well_drivein.str
# ETCH OXIDE THAT RESULTS FROM WELL DRIVE-IN AND THE PREVIOUS PAD OXIDE
etch oxide all
structure outfile=3etch_oxide_welldrivein_padoxide.str
# PAD OXIDATION 250A
diffus time=21 temp=1000 dryo2
diffus time=15 temp=1000 nitro
structure outfile=3pad_oxide2.str
#
extract name="Pad oxide_2" thickness material="SiO-2" mat.occno=l
x.val=-2.0
# NITRIDE DEPOSITION
deposit nitride thick=0.18 divisions=10
structure outfile=3nitride_depo.str
# ETCH NITRIDE OUTSIDE OF THE ACTIVE REGION (means below LOCOS area)
etch nitride left pl.x=-4.0
structure outfile=3etch_nitride_belowLOCOS.str
# P-FIELD IMPLANT (underneath LOCOS area, active area are covered)
implant boron dose=2el3 energy=80 tilt=0 rotation=0 pears unit.damage
dam.factor=0.01
structure outfile=3pfield_implant.str
# LOCOS OXIDATION 5500A
method grid.oxide=0.055
diffus time=120 temp=1000 weto2
diffus time=20 temp=1000 nitro
#
extract name="LOCOS" thickness material="SiO~2" mat.occno=l x.val=-4.5
structure outfile=3LOCOS_l.str
# ETCH ALL NITRIDE
etch nitride all
structure outfile=3etch_nitride.str
# ETCH PAD OXIDE (cannot etch all, otherwise etch LOCOS also)
etch oxide dry thick=0.025
structure outfile=3etch_padoxide.str
# SCREEN OXIDATION 250A (if not enough, depo to compensate)
method grid.oxide=0.005
diffus time=21 temp=1000 dryo2
diffus time=15 temp=1000 nitro
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#
extract name="Screen oxide" thickness material="SiO~2" mat.occno=l
x.val=-2.0
structure outf=3screenox.str
# NVT IMPLANT BORON TO SHIFT THE THRESHOLD (throughout active region)
implant bf2 dose=1.0769el3 energy=50 tilt=0 rotation=0 pears
unit.damage dam.factor=0.01
structure outfile=3implant_bf2.str
# ETCH SCREEN OXIDE
etch oxide dry thick=0.025
structure outfile=3etch_screenox.str
# OXIDIZE THE GATE 80A (if not enough,depo to compensate)
method grid.oxide=0.004
diffus time=23 temp=800 dryo2
diffus time=30 temp=1000 nitro
#
extract name^'Gate oxide" thickness material="SiO~2" mat.occno=l
x.val=-2.0
structure outf=3gateox.str
# DEPOSIT UNDOPED POLY GATE 2500A
deposit poly thick=0.25 divisions=10
structure outfile=3poly___depo. str
# ETCH POLYSILICON
etch poly left pl.x=-0.065
structure outfile=3poly_etch.str
# N-TYPE LDD IMPLANT
implant arsenic dose=5el3 energy=30 tilt=7 rotation=0 pears unit.damage
dam.factor=0.01
implant arsenic dose=5el3 energy=30 tilt=-7 rotation=0 pears
unit.damage dam.factor=0.01
structure outfile=3LDD_implant.str
# LDD SPACER DEPOSITION (SPACER WIDTH TARGET=3000A)
deposit oxide thick=0.3 divisions=10
structure outfile=3spacer_depo.str
# LDD SPACER FORMATION
etch oxide dry thick=0.3
structure outfile=3spacer_etch.str
# N+ GATE AND S/D IMPLANT
implant phosphor dose=3el5 energy=40 tilt=0 rotation=0 pears
unit.damage dam.factor=0.01
structure outfile=3SD_implant.str
# GATE AND S/D ANNEAL (RTA)
diffus time=0.167 temp=900 nitro
diffus time=0.083 temp=1050 nitro
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structure outf=3aftersd.str
# ETCH GATE OXIDE THICKNESS










# PSG DEPOSITION 700nm
deposit oxide thick=0.7 divisions=10
structure outfile=3psg_depo.str
# PSG DENSIFICATION
diffus time=0.167 temp=900 nitro
structure outfile=3PSG.str
# ETCH CONTACT HOLES
etch oxide start x=-2.9 y=-1.5
etch cont x=-2.9 y=0
etch cont x=-0.9 y=0
etch done x=-0.9 y=-1.5
structure outfile=3 1st contact.str
# EXTRACT DESIGN PARAMETERS
# extract the long chan Vt
extract name="ldvt" Idvt ntype vb=0.0 qss=lel0 x.val=-0.001
# Extract final S/D Xj
extract name="nxj" xj silicon mat.occno=l x.val=-2.0 junc.occno=l
# Extract the surface cone under the channel
extract name="chan surf cone" surf.cone impurity="Net Doping"\
material="Silicon" mat.occno=l x.val=-0.1
structure mirror right







tonyplot NM0S_3.str -set NM0S_3.set
go devedit
work.area xl=-5 yl=-l.3680302 x2=5 y2=5
# devedit 2.6.0.R (Thu Dec 12 12:40:19 PST 2002)
# libSvcFile 1.8.3 (Sat Dec 7 17:56:58 PST 2002)
# libsflm 4.14.3 (Sat Dec 7 18:02:49 PST 2002)
# libSDB 1.4.3 (Tue Dec 10 19:51:05 PST 2002)
# libDW_Version 2.0.0.R (Thu Nov 28 05:44:29 PST 2002)
region reg=l mat=Silicon \
polygon="-5,-0.063 -4.589,-0.063 -4.387,-0.071 -4.182,-0.084 -
3.952,-0.116 -3.603,-0.292 -3.425,-0.331 -3.257,-0.343 -3.243,-0.334 -
3.207,-0.324 "\
"-3.057,-0.315 -3.0322,-0.315 -2.997,-0.314 -0.557,-0.314 -
0.462,-0.323 -0.419,-0.34 0.419,-0.34 0.462,-0.323 0.557,-0.314 3.033,-
0.314 "\
"3.058,-0.315 3.207,-0.324 3.243,-0.334 3.257,-0.343 3.425,-0.331
3.603,-0.292 3.952,-0.116 4.182,-0.084 4.387,-0.071 4.592,-0.071 "\
"4.794,-0.063 5,-0.063 5,5 -5,5"
#
constr.mesh region=l default
region reg=2 mat="Silicon Oxide" \
polygon="-5,-1.368 -4.657,-1.368 -4.581,-1.365 -3.989,-1.271 -
3.903,-1.251 -3.787,-1.218 -3.728,-1.199 -3.631,-1.161 -3.445,-1.097 -
3.394,-1.082 "\
"-3.312,-1.061 -3.276,-1.053 -3.23,-1.045 -3.057,-1.045 -3.0322,-
1.044 -2.9,-1.044 -2.9,-0.344 -2.997,-0.344 -3.022,-0.345 -3.057,-0.345
"\
"-3.204,-0.355 -3.205,-0.345 -3.23,-0.346 -3.241,-0.346 -3.257,-





region reg=3 mat="Silicon Oxide" \
polygon="-0.419,-0.34 -0.514,-0.344 -0.9,-0.344 -0.9,-1.044 -
0.763,-1.044 -0.729,-1.073 -0.623,-1.144 -0.584,-1.167 -0.509,-1.204 -
0.419,-1.238 "\
"-0.244,-1.28 0,-1.299 0.244,-1.28 0.419,-1.238 0.509,-1.204
0.584,-1.167 0.623,-1.144 0.729,-1.073 0.763,-1.044 0.9,-1.044 "\
"0.9,-0.344 0.557,-0.344 0.507,-0.342 0.464,-0.342 0.419,-0.34" \
polygon="0.125,-0.346 0.125,-0.583 0.126,-0.591 0.1,-0.596 0,-
0.601 -0.1,-0.596 -0.126,-0.591 -0.125,-0.583 -0.125,-0.346"
#
constr.mesh region=3 default
region reg=4 mat=PolySilicon \
polygon="-0.125,-0.346 -0.125,-0.583 -0.069,-0.568 -0.044,-0.58




region reg=5 name=source mat="Titanium Silicide" elec.id=2 work.func=0
\
polygon="-2.997,-0.314 -3.0322,-0.315 -3.057,-0.315 -3.207,-0.324
-3.243,-0.334 -3.257,-0.343 -3.241,-0.346 -3.23,-0.346 -3.205,-0.345 -
3.204,-0.355 "\
"-3.057,-0.345 -3.022,-0.345 -2.997,-0.344 -2.9,-0.344 -0.9,-
0.344 -0.514,-0.344 -0.419,-0.34 -0.462,-0.323 -0.557,-0.314"
#constr.mesh region=5 default
region reg=6 name=gate mat="Titanium Silicide" elec.id=l work.func=0 \
polygon="-0.044,-0.58 -0.069,-0.568 -0.125,-0.583 -0.126,-0.591 -





region reg=7 mat="Silicon Oxide" \
polygon="5,-0.063 4.794,-0.063 4.592,-0.071 4.387,-0.071 4.182,-
0.084 3.952,-0.116 3.603,-0.292 3,425,-0.331 3.257,-0.343 3.243,-0.346
"\
"3.216,-0.345 3.205,-0.345 3.204,-0.355 3.058,-0.345 3.033,-0.344
2.9,-0.344 2.9,-1.044 3.204,-1.044 3.222,-1.045 3.276,-1.053 "\
"3.312,-1.061 3.394,-1.082 3.445,-1.097 3.631,-1.161 3.728,-1.199




region reg=8 name=drain mat="Titanium Silicide" elec.id=3 work.func=0 \
polygon="0.557,-0.314 0.462,-0.323 0.419,-0.34 0.464,-0.342
0.507,-0.342 0.557,-0.344 0.9,-0.344 2.9,-0.344 3.033,-0.344 3.058,-
0.345 "\
"3.204,-0.355 3.205,-0.345 3.216,-0.345 3.243,-0.346 3.257,-0.343
3.243,-0.334 3.207,-0.324 3.058,-0.315 3.033,-0.314"
#
constr.mesh region=8 default
substrate name="substrate" electrode=4 workfunction=0




bound.cond !apply max.slope=28 max.ratio=300 rnd.unit=0.001
line.straightening=l align.points when=automatic
#
imp.refine irap="Net Doping" scale=log
imp.refine min.spacing=0.02
#

































# set material models





# Bias the drain
solve vdrain=0.1
# Ramp the gate
log outf-idvgmos2ex01_l.log master
solve vgate=0 vstep=0.025 vfinal=1.5 name=gate
save outf=idvgmos2ex01__l. str
# plot results
tonyplot idvgmos2ex01_l.log -set idvgmos2ex01_l_log.set








extract name="ntheta" {(max(abs(v."drain")) *
$"nbeta")/max(abs(i."drain"))) \
- (1.0 / (max(abs(v."gate")) - ($"nvt")))
############# idsat with Vdd=1.5V ################
go atlas
# Define the Gate Qss
interface qf=lel0
# Use the cvt mobility model for MOS
models cvt srh print numcarr=2
#
method gummel newton







#load in temporary files and ramp Vds
load infile=solve__tmpl
log outfs=mos2ex02_l.log
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
load infile=solve_tmp2
log outf=mos2ex02_2.log
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
load infile~solve_tmp3
log outf=mos2ex02_3.log
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
load infile=solve_tmp4
log outf=mos2ex02__4.1og
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
load infile=solve_tmp5
log outf=mos2ex02_5.1og
solve name=drain vdrain=0 vfinal=1.5 vstep=0.025
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# extract max current and saturation slope
extract name="nidsmax" max(abs(i."drain"))
#
tonyplot -overlay -st mos2ex02_l.log mos2ex02_2.log mos2ex02_3.log
mos2ex02_4.log mos2ex02_5.log -set mos2ex02_l.set
############# subvt ################
go atlas
# set material models
models cvt srh print
interface qf=lelO




# Bias the drain a bit...
solve vdrain=0 vstep=0.01 vfinal=0.05 name=drain
# Ramp the gate to a volt...
log outf=mos2ex03_l.log master
solve vgate=0 vstep=0.025 vfinal=1.5 name=gate
save outf=mos2ex03_l.str




tonyplot mos2ex03_l.log -set mos2ex03_l_log.set
quit
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